Project details explanation Uvm flow questions Implementation of the uvm driver code for given scenarios. Coding of tlm fifo for given scenario System verilog questions Assertions related questions Apptitide and some logical questions. Two levels of interview .

Interview was good . I selected as senior verification engineer. Got a good client also recently. HR and management is also very good